|
|
@ -1,4 +1,4 @@
|
|
|
|
%define intel_ucode_version 20220809
|
|
|
|
%define intel_ucode_version 20230214
|
|
|
|
|
|
|
|
|
|
|
|
%define caveat_dir %{_datarootdir}/microcode_ctl/ucode_with_caveats
|
|
|
|
%define caveat_dir %{_datarootdir}/microcode_ctl/ucode_with_caveats
|
|
|
|
%define microcode_ctl_libexec %{_libexecdir}/microcode_ctl
|
|
|
|
%define microcode_ctl_libexec %{_libexecdir}/microcode_ctl
|
|
|
@ -11,8 +11,8 @@
|
|
|
|
|
|
|
|
|
|
|
|
Summary: CPU microcode updates for Intel x86 processors
|
|
|
|
Summary: CPU microcode updates for Intel x86 processors
|
|
|
|
Name: microcode_ctl
|
|
|
|
Name: microcode_ctl
|
|
|
|
Version: %{intel_ucode_version}
|
|
|
|
Version: 20220809
|
|
|
|
Release: 2%{?dist}
|
|
|
|
Release: 2.%{intel_ucode_version}.1%{?dist}
|
|
|
|
Epoch: 4
|
|
|
|
Epoch: 4
|
|
|
|
License: CC0 and Redistributable, no modification permitted
|
|
|
|
License: CC0 and Redistributable, no modification permitted
|
|
|
|
URL: https://github.com/intel/Intel-Linux-Processor-Microcode-Data-Files
|
|
|
|
URL: https://github.com/intel/Intel-Linux-Processor-Microcode-Data-Files
|
|
|
@ -548,6 +548,183 @@ rm -rf %{buildroot}
|
|
|
|
* Wed Mar 15 2023 MSVSphere Packaging Team <packager@msvsphere.ru> - 20220809-1
|
|
|
|
* Wed Mar 15 2023 MSVSphere Packaging Team <packager@msvsphere.ru> - 20220809-1
|
|
|
|
- Rebuilt for MSVSphere 9.1.
|
|
|
|
- Rebuilt for MSVSphere 9.1.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
* Wed Feb 15 2023 Eugene Syromiatnikov <esyr@redhat.com> - 4:20220809-2.20230214.1
|
|
|
|
|
|
|
|
- Update Intel CPU microcode to microcode-20230214 release, addresses
|
|
|
|
|
|
|
|
CVE-2022-21216, CVE-2022-33196, CVE-2022-33972, CVE-2022-38090 (#2171236,
|
|
|
|
|
|
|
|
#2171261):
|
|
|
|
|
|
|
|
- Addition of 06-6c-01/0x10 (ICL-D B0) microcode at revision 0x1000211;
|
|
|
|
|
|
|
|
- Addition of 06-8f-04/0x87 (SPR-SP E0/S1) microcode at revision
|
|
|
|
|
|
|
|
0x2b000181;
|
|
|
|
|
|
|
|
- Addition of 06-8f-04/0x10 microcode at revision 0x2c000170;
|
|
|
|
|
|
|
|
- Addition of 06-8f-05/0x87 (SPR-SP E2) microcode (in
|
|
|
|
|
|
|
|
intel-ucode/06-8f-04) at revision 0x2b000181;
|
|
|
|
|
|
|
|
- Addition of 06-8f-05/0x10 (SPR-HBM B1) microcode (in
|
|
|
|
|
|
|
|
intel-ucode/06-8f-04) at revision 0x2c000170;
|
|
|
|
|
|
|
|
- Addition of 06-8f-06/0x87 (SPR-SP E3) microcode (in
|
|
|
|
|
|
|
|
intel-ucode/06-8f-04) at revision 0x2b000181;
|
|
|
|
|
|
|
|
- Addition of 06-8f-06/0x10 microcode (in intel-ucode/06-8f-04) at
|
|
|
|
|
|
|
|
revision 0x2c000170;
|
|
|
|
|
|
|
|
- Addition of 06-8f-07/0x87 (SPR-SP E4/S2) microcode (in
|
|
|
|
|
|
|
|
intel-ucode/06-8f-04) at revision 0x2b000181;
|
|
|
|
|
|
|
|
- Addition of 06-8f-08/0x87 (SPR-SP E5/S3) microcode (in
|
|
|
|
|
|
|
|
intel-ucode/06-8f-04) at revision 0x2b000181;
|
|
|
|
|
|
|
|
- Addition of 06-8f-08/0x10 (SPR-HBM B3) microcode (in
|
|
|
|
|
|
|
|
intel-ucode/06-8f-04) at revision 0x2c000170;
|
|
|
|
|
|
|
|
- Addition of 06-8f-04/0x87 (SPR-SP E0/S1) microcode (in
|
|
|
|
|
|
|
|
intel-ucode/06-8f-05) at revision 0x2b000181;
|
|
|
|
|
|
|
|
- Addition of 06-8f-04/0x10 microcode (in intel-ucode/06-8f-05) at
|
|
|
|
|
|
|
|
revision 0x2c000170;
|
|
|
|
|
|
|
|
- Addition of 06-8f-05/0x87 (SPR-SP E2) microcode at revision
|
|
|
|
|
|
|
|
0x2b000181;
|
|
|
|
|
|
|
|
- Addition of 06-8f-05/0x10 (SPR-HBM B1) microcode at revision
|
|
|
|
|
|
|
|
0x2c000170;
|
|
|
|
|
|
|
|
- Addition of 06-8f-06/0x87 (SPR-SP E3) microcode (in
|
|
|
|
|
|
|
|
intel-ucode/06-8f-05) at revision 0x2b000181;
|
|
|
|
|
|
|
|
- Addition of 06-8f-06/0x10 microcode (in intel-ucode/06-8f-05) at
|
|
|
|
|
|
|
|
revision 0x2c000170;
|
|
|
|
|
|
|
|
- Addition of 06-8f-07/0x87 (SPR-SP E4/S2) microcode (in
|
|
|
|
|
|
|
|
intel-ucode/06-8f-05) at revision 0x2b000181;
|
|
|
|
|
|
|
|
- Addition of 06-8f-08/0x87 (SPR-SP E5/S3) microcode (in
|
|
|
|
|
|
|
|
intel-ucode/06-8f-05) at revision 0x2b000181;
|
|
|
|
|
|
|
|
- Addition of 06-8f-08/0x10 (SPR-HBM B3) microcode (in
|
|
|
|
|
|
|
|
intel-ucode/06-8f-05) at revision 0x2c000170;
|
|
|
|
|
|
|
|
- Addition of 06-8f-04/0x87 (SPR-SP E0/S1) microcode (in
|
|
|
|
|
|
|
|
intel-ucode/06-8f-06) at revision 0x2b000181;
|
|
|
|
|
|
|
|
- Addition of 06-8f-04/0x10 microcode (in intel-ucode/06-8f-06) at
|
|
|
|
|
|
|
|
revision 0x2c000170;
|
|
|
|
|
|
|
|
- Addition of 06-8f-05/0x87 (SPR-SP E2) microcode (in
|
|
|
|
|
|
|
|
intel-ucode/06-8f-06) at revision 0x2b000181;
|
|
|
|
|
|
|
|
- Addition of 06-8f-05/0x10 (SPR-HBM B1) microcode (in
|
|
|
|
|
|
|
|
intel-ucode/06-8f-06) at revision 0x2c000170;
|
|
|
|
|
|
|
|
- Addition of 06-8f-06/0x87 (SPR-SP E3) microcode at revision
|
|
|
|
|
|
|
|
0x2b000181;
|
|
|
|
|
|
|
|
- Addition of 06-8f-06/0x10 microcode at revision 0x2c000170;
|
|
|
|
|
|
|
|
- Addition of 06-8f-07/0x87 (SPR-SP E4/S2) microcode (in
|
|
|
|
|
|
|
|
intel-ucode/06-8f-06) at revision 0x2b000181;
|
|
|
|
|
|
|
|
- Addition of 06-8f-08/0x87 (SPR-SP E5/S3) microcode (in
|
|
|
|
|
|
|
|
intel-ucode/06-8f-06) at revision 0x2b000181;
|
|
|
|
|
|
|
|
- Addition of 06-8f-08/0x10 (SPR-HBM B3) microcode (in
|
|
|
|
|
|
|
|
intel-ucode/06-8f-06) at revision 0x2c000170;
|
|
|
|
|
|
|
|
- Addition of 06-8f-04/0x87 (SPR-SP E0/S1) microcode (in
|
|
|
|
|
|
|
|
intel-ucode/06-8f-07) at revision 0x2b000181;
|
|
|
|
|
|
|
|
- Addition of 06-8f-05/0x87 (SPR-SP E2) microcode (in
|
|
|
|
|
|
|
|
intel-ucode/06-8f-07) at revision 0x2b000181;
|
|
|
|
|
|
|
|
- Addition of 06-8f-06/0x87 (SPR-SP E3) microcode (in
|
|
|
|
|
|
|
|
intel-ucode/06-8f-07) at revision 0x2b000181;
|
|
|
|
|
|
|
|
- Addition of 06-8f-07/0x87 (SPR-SP E4/S2) microcode at revision
|
|
|
|
|
|
|
|
0x2b000181;
|
|
|
|
|
|
|
|
- Addition of 06-8f-08/0x87 (SPR-SP E5/S3) microcode (in
|
|
|
|
|
|
|
|
intel-ucode/06-8f-07) at revision 0x2b000181;
|
|
|
|
|
|
|
|
- Addition of 06-8f-04/0x87 (SPR-SP E0/S1) microcode (in
|
|
|
|
|
|
|
|
intel-ucode/06-8f-08) at revision 0x2b000181;
|
|
|
|
|
|
|
|
- Addition of 06-8f-04/0x10 microcode (in intel-ucode/06-8f-08) at
|
|
|
|
|
|
|
|
revision 0x2c000170;
|
|
|
|
|
|
|
|
- Addition of 06-8f-05/0x87 (SPR-SP E2) microcode (in
|
|
|
|
|
|
|
|
intel-ucode/06-8f-08) at revision 0x2b000181;
|
|
|
|
|
|
|
|
- Addition of 06-8f-05/0x10 (SPR-HBM B1) microcode (in
|
|
|
|
|
|
|
|
intel-ucode/06-8f-08) at revision 0x2c000170;
|
|
|
|
|
|
|
|
- Addition of 06-8f-06/0x87 (SPR-SP E3) microcode (in
|
|
|
|
|
|
|
|
intel-ucode/06-8f-08) at revision 0x2b000181;
|
|
|
|
|
|
|
|
- Addition of 06-8f-06/0x10 microcode (in intel-ucode/06-8f-08) at
|
|
|
|
|
|
|
|
revision 0x2c000170;
|
|
|
|
|
|
|
|
- Addition of 06-8f-07/0x87 (SPR-SP E4/S2) microcode (in
|
|
|
|
|
|
|
|
intel-ucode/06-8f-08) at revision 0x2b000181;
|
|
|
|
|
|
|
|
- Addition of 06-8f-08/0x87 (SPR-SP E5/S3) microcode at revision
|
|
|
|
|
|
|
|
0x2b000181;
|
|
|
|
|
|
|
|
- Addition of 06-8f-08/0x10 (SPR-HBM B3) microcode at revision
|
|
|
|
|
|
|
|
0x2c000170;
|
|
|
|
|
|
|
|
- Addition of 06-b7-01/0x32 (RPL-S S0) microcode at revision 0x112;
|
|
|
|
|
|
|
|
- Addition of 06-ba-02/0xc0 microcode at revision 0x410e;
|
|
|
|
|
|
|
|
- Addition of 06-ba-03/0xc0 microcode (in intel-ucode/06-ba-02) at
|
|
|
|
|
|
|
|
revision 0x410e;
|
|
|
|
|
|
|
|
- Addition of 06-ba-02/0xc0 microcode (in intel-ucode/06-ba-03) at
|
|
|
|
|
|
|
|
revision 0x410e;
|
|
|
|
|
|
|
|
- Addition of 06-ba-03/0xc0 microcode at revision 0x410e;
|
|
|
|
|
|
|
|
- Update of 06-8c-01/0x80 (TGL-UP3/UP4 B1) microcode (in
|
|
|
|
|
|
|
|
intel-06-8c-01/intel-ucode/06-8c-01) from revision 0xa4 up to 0xa6;
|
|
|
|
|
|
|
|
- Update of 06-8e-0c/0x94 (AML-Y 4+2 V0, CML-U 4+2 V0, WHL-U V0)
|
|
|
|
|
|
|
|
microcode (in intel-06-8e-9e-0x-dell/intel-ucode/06-8e-0c) from
|
|
|
|
|
|
|
|
revision 0xf0 up to 0xf4;
|
|
|
|
|
|
|
|
- Update of 06-9e-0d/0x22 (CFL-H/S/Xeon E R0) microcode (in
|
|
|
|
|
|
|
|
intel-06-8e-9e-0x-dell/intel-ucode/06-9e-0d) from revision 0xf0 up
|
|
|
|
|
|
|
|
to 0xf4;
|
|
|
|
|
|
|
|
- Update of 06-55-03/0x97 (SKX-SP B1) microcode from revision 0x100015e
|
|
|
|
|
|
|
|
up to 0x1000161;
|
|
|
|
|
|
|
|
- Update of 06-55-06/0xbf (CLX-SP B0) microcode from revision 0x4003302
|
|
|
|
|
|
|
|
up to 0x4003303;
|
|
|
|
|
|
|
|
- Update of 06-55-07/0xbf (CLX-SP/W/X B1/L1) microcode from revision
|
|
|
|
|
|
|
|
0x5003302 up to 0x5003303;
|
|
|
|
|
|
|
|
- Update of 06-55-0b/0xbf (CPX-SP A1) microcode from revision 0x7002501
|
|
|
|
|
|
|
|
up to 0x7002503;
|
|
|
|
|
|
|
|
- Update of 06-6a-06/0x87 (ICX-SP D0) microcode from revision 0xd000375
|
|
|
|
|
|
|
|
up to 0xd000389;
|
|
|
|
|
|
|
|
- Update of 06-7a-01/0x01 (GLK B0) microcode from revision 0x3c up
|
|
|
|
|
|
|
|
to 0x3e;
|
|
|
|
|
|
|
|
- Update of 06-7a-08/0x01 (GLK-R R0) microcode from revision 0x20 up
|
|
|
|
|
|
|
|
to 0x22;
|
|
|
|
|
|
|
|
- Update of 06-7e-05/0x80 (ICL-U/Y D1) microcode from revision 0xb2
|
|
|
|
|
|
|
|
up to 0xb8;
|
|
|
|
|
|
|
|
- Update of 06-8a-01/0x10 (LKF B2/B3) microcode from revision 0x31 up
|
|
|
|
|
|
|
|
to 0x32;
|
|
|
|
|
|
|
|
- Update of 06-8d-01/0xc2 (TGL-H R0) microcode from revision 0x40 up
|
|
|
|
|
|
|
|
to 0x42;
|
|
|
|
|
|
|
|
- Update of 06-96-01/0x01 (EHL B1) microcode from revision 0x16 up
|
|
|
|
|
|
|
|
to 0x17;
|
|
|
|
|
|
|
|
- Update of 06-97-02/0x07 (ADL-HX/S 8+8 C0) microcode from revision
|
|
|
|
|
|
|
|
0x22 up to 0x2c (old pf 0x3);
|
|
|
|
|
|
|
|
- Update of 06-97-05/0x07 (ADL-S 6+0 K0) microcode (in
|
|
|
|
|
|
|
|
intel-ucode/06-97-02) from revision 0x22 up to 0x2c (old pf 0x3);
|
|
|
|
|
|
|
|
- Update of 06-bf-02/0x07 (ADL C0) microcode (in intel-ucode/06-97-02)
|
|
|
|
|
|
|
|
from revision 0x22 up to 0x2c (old pf 0x3);
|
|
|
|
|
|
|
|
- Update of 06-bf-05/0x07 (ADL C0) microcode (in intel-ucode/06-97-02)
|
|
|
|
|
|
|
|
from revision 0x22 up to 0x2c (old pf 0x3);
|
|
|
|
|
|
|
|
- Update of 06-97-02/0x07 (ADL-HX/S 8+8 C0) microcode (in
|
|
|
|
|
|
|
|
intel-ucode/06-97-05) from revision 0x22 up to 0x2c (old pf 0x3);
|
|
|
|
|
|
|
|
- Update of 06-97-05/0x07 (ADL-S 6+0 K0) microcode from revision 0x22
|
|
|
|
|
|
|
|
up to 0x2c (old pf 0x3);
|
|
|
|
|
|
|
|
- Update of 06-bf-02/0x07 (ADL C0) microcode (in intel-ucode/06-97-05)
|
|
|
|
|
|
|
|
from revision 0x22 up to 0x2c (old pf 0x3);
|
|
|
|
|
|
|
|
- Update of 06-bf-05/0x07 (ADL C0) microcode (in intel-ucode/06-97-05)
|
|
|
|
|
|
|
|
from revision 0x22 up to 0x2c (old pf 0x3);
|
|
|
|
|
|
|
|
- Update of 06-9a-03/0x80 (ADL-P 6+8/U 9W L0/R0) microcode from revision
|
|
|
|
|
|
|
|
0x421 up to 0x429;
|
|
|
|
|
|
|
|
- Update of 06-9a-04/0x80 (ADL-P 2+8 R0) microcode (in
|
|
|
|
|
|
|
|
intel-ucode/06-9a-03) from revision 0x421 up to 0x429;
|
|
|
|
|
|
|
|
- Update of 06-9a-03/0x80 (ADL-P 6+8/U 9W L0/R0) microcode (in
|
|
|
|
|
|
|
|
intel-ucode/06-9a-04) from revision 0x421 up to 0x429;
|
|
|
|
|
|
|
|
- Update of 06-9a-04/0x80 (ADL-P 2+8 R0) microcode from revision 0x421
|
|
|
|
|
|
|
|
up to 0x429;
|
|
|
|
|
|
|
|
- Update of 06-9c-00/0x01 (JSL A0/A1) microcode from revision 0x24000023
|
|
|
|
|
|
|
|
up to 0x24000024;
|
|
|
|
|
|
|
|
- Update of 06-a5-02/0x20 (CML-H R1) microcode from revision 0xf0 up
|
|
|
|
|
|
|
|
to 0xf4;
|
|
|
|
|
|
|
|
- Update of 06-a5-03/0x22 (CML-S 6+2 G1) microcode from revision 0xf0
|
|
|
|
|
|
|
|
up to 0xf4;
|
|
|
|
|
|
|
|
- Update of 06-a5-05/0x22 (CML-S 10+2 Q0) microcode from revision 0xf0
|
|
|
|
|
|
|
|
up to 0xf4;
|
|
|
|
|
|
|
|
- Update of 06-a6-00/0x80 (CML-U 6+2 A0) microcode from revision 0xf0
|
|
|
|
|
|
|
|
up to 0xf4;
|
|
|
|
|
|
|
|
- Update of 06-a6-01/0x80 (CML-U 6+2 v2 K1) microcode from revision
|
|
|
|
|
|
|
|
0xf0 up to 0xf4;
|
|
|
|
|
|
|
|
- Update of 06-a7-01/0x02 (RKL-S B0) microcode from revision 0x54 up
|
|
|
|
|
|
|
|
to 0x57;
|
|
|
|
|
|
|
|
- Update of 06-97-02/0x07 (ADL-HX/S 8+8 C0) microcode (in
|
|
|
|
|
|
|
|
intel-ucode/06-bf-02) from revision 0x22 up to 0x2c (old pf 0x3);
|
|
|
|
|
|
|
|
- Update of 06-97-05/0x07 (ADL-S 6+0 K0) microcode (in
|
|
|
|
|
|
|
|
intel-ucode/06-bf-02) from revision 0x22 up to 0x2c (old pf 0x3);
|
|
|
|
|
|
|
|
- Update of 06-bf-02/0x07 (ADL C0) microcode from revision 0x22 up to
|
|
|
|
|
|
|
|
0x2c (old pf 0x3);
|
|
|
|
|
|
|
|
- Update of 06-bf-05/0x07 (ADL C0) microcode (in intel-ucode/06-bf-02)
|
|
|
|
|
|
|
|
from revision 0x22 up to 0x2c (old pf 0x3);
|
|
|
|
|
|
|
|
- Update of 06-97-02/0x07 (ADL-HX/S 8+8 C0) microcode (in
|
|
|
|
|
|
|
|
intel-ucode/06-bf-05) from revision 0x22 up to 0x2c (old pf 0x3);
|
|
|
|
|
|
|
|
- Update of 06-97-05/0x07 (ADL-S 6+0 K0) microcode (in
|
|
|
|
|
|
|
|
intel-ucode/06-bf-05) from revision 0x22 up to 0x2c (old pf 0x3);
|
|
|
|
|
|
|
|
- Update of 06-bf-02/0x07 (ADL C0) microcode (in intel-ucode/06-bf-05)
|
|
|
|
|
|
|
|
from revision 0x22 up to 0x2c (old pf 0x3);
|
|
|
|
|
|
|
|
- Update of 06-bf-05/0x07 (ADL C0) microcode from revision 0x22 up to
|
|
|
|
|
|
|
|
0x2c (old pf 0x3).
|
|
|
|
|
|
|
|
|
|
|
|
* Tue Oct 25 2022 Eugene Syromiatnikov <esyr@redhat.com> - 4:20220809-2
|
|
|
|
* Tue Oct 25 2022 Eugene Syromiatnikov <esyr@redhat.com> - 4:20220809-2
|
|
|
|
- Change the logger severity level to warning to align with the kmsg one
|
|
|
|
- Change the logger severity level to warning to align with the kmsg one
|
|
|
|
(#2136506).
|
|
|
|
(#2136506).
|
|
|
|